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Abstruct-Monolithic diode grids have been fabricated on 2-cm square 
gallium-arsenide wafers in a proof-of-principle test of a quasi-optical 
varactor millimeter wave frequency multiplier array concept. An equivalent 
circuit model based on a transmission-line analysis of plane wave illumina- 
tion was applied to predict the array performance. The doubler experi- 
ments were performed under far-field illumination conditions. This a p  
proach facilitates detailed comparison between theory and experiment. A 
second harmonic conversion efficiency of 9.5 percent and output powers of 
0.5 W were achieved at 66 CHz when the diode grid was pumped with a 
pulsed source at 33 GHz. This grid had 760 Schottky barrier varactor 
diodes. The average series resistance was 27 0, the minimum capacitance 
was 18 fF at a reverse breakdown voltage of -3 V. The measurements 
indicate that the diode grid is a feasible device for generating watt-level 
powers at millimeter frequencies, and that substantial improvement is 
possible by improving the diode breakdown voltage. The excellent agree- 
ment between experiment and the predictions of the theoretical model 
provide confidence in predictions of achievable CW output power levels of 
2.5 W at a frequency of 188 CHz with an edge-cooled grid containing loo0 
diodes. 
I. INTRODUCTION 
T MILLIMETER wavelengths, harmonic frequency A multipliers are widely used to produce local oscillator 
power for heterodyne receivers; multipliers with one or 
two diodes are highly developed. Recently, Archer demon- 
strated a dual-diode doubler with an output power of 26 
mW at 105 GHz [l]. However, many applications in radar 
and imaging arrays require significantly more power than 
is available from one or two diodes. We therefore proposed 
to use a diode grid as a high-power harmonic generator [2 ] .  
This approach is attractive because a grid is monolithically 
integrated with thousands of gallium-arsenide Schottky 
diodes, thereby resulting in potentially low-cost fabrication 
and small-size realization. In addition, t h s  approach over- 
comes the power limitations of a single-diode multiplier 
because power is distributed among many diodes, making 
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possible watt level CW output power throughout the milli- 
meter wave region. The grid designs for electronic beam- 
steering and frequency multiplication were described in [2]. 
Subsequently, a phase shf t  of 70" at 93 GHz was reported 
on this grid structure, and the diode-grid model of an 
inductor in series with a diode was verified experimentally 
over a frequency range of 33 to 141 GHz [3]. 
Ths paper consists of a report of proof-of-principle 
experiments on the viability of the diode grid for frequency 
multiplication. An equivalent circuit model based on a 
transmission-line analysis of plane wave illumination, in 
conjunction with computer-aided analysis of the nonlinear 
varactor impedance, was used to predict the doubler cir- 
cuit performance. The experiments were performed under 
far-field illumination conditions. This approach facilitates 
detailed comparison between theory and experiment. 
Fig. 1 shows the quasi-optical doubler array design [2] 
where power at the fundamental frequency enters from the 
left, through a tuner and filter. The power then arrives at 
the diode grid, and the nonlinear capacitance of the diodes 
generates harmonics. The second harmonic leaves on the 
right, through another filter and tuning network. The 
filters consist of a wire polarizing grid with a half-wave 
plate designed for the fundamental. The half-wave plate 
separates the fundamental from the second harmonic be- 
cause it rotates the fundamental polarization by 90°, but 
does not alter the second harmonic polarization. T h s  
allows the polarizing gnd to select the desired frequency. 
The tuner is a pair of fused quartz slabs, its configuration 
similar to the tuner in Archer's quasi-optical waveguide 
multiplier design [4]. The slabs behave in a similar manner 
to the familiar double stub tuner in a coaxial line or 
waveguide. The tuning slabs, filters, and grid were all 
mounted on micrometers, so they can be easily positioned 
relative to each other. Earlier work embodying a number 
of these basic concepts has been discussed by Kraemer 
et al. [5 ] ,  where up to four packaged varistor diodes were 
employed in a quasi-optical doubler utilizing an over- 
moded rectangular waveguide. 
The quasi-optical multiplier design has several ad- 
vantages. It is more rugged than a conventional whisker- 
contacted varactor in a crossed waveguide. Since no wave- 
guides are necessary, the design and modeling are simpler 
and the losses due to the waveguide wall are eliminated. 
However, care must be taken to reduce the losses due to 
diffraction. The input and output filters act effectively as a 
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Fig. 1. Proposed millimeter-wave diode-grid frequency doubler array (reference [2]).  
mirror for the second harmonic and for the fundamental, 
respectively. Therefore, tuning is done independently at 
the input and output, with dual dielectric slabs. The power 
handling capability increases as the size of the grid in- 
creases. Using only edge cooling at the GaAs substrate, 
calculation indicates that CW output power levels of several 
watts are possible. An additional attractive feature is that 
the design can also be easily scaled to higher frequencies. 
11. FABRICATION 
Four grids were fabricated in the course of the proof- 
of-principle experiments. To determine the fabrication 
yield, all the diodes on the grid were tested separately with 
a curve tracer. Diodes that were shorted or with a break- 
down voltage of less than -1 V were eliminated with an 
ultrasonic probe. The diode series resistance, saturation 
current, and barrier-height were measured with an HP 
4145B semiconductor parameter analyzer. Parameters in- 
cluding the zero bias capacitance and the capacitance 
exponent were measured with an HP 4280A capacitance 
meter. Since the diode parameters were nonuniform 
throughout the wafer, 2-3 percent of the diodes in the grid 
were sampled to determine the average values. Generally, 
the measured parameters have a standard deviation of 
20-40 percent from their average values. The barrier height 
is about 0.6 0.05 V for these four grids. The other mea- 
sured diode parameters are shown in Table I, where f,= 
1/(277RsCmn), V, is the diode breakdown voltage, and y is 
the capacitance exponent. 
111. EXPERIMENTAL RRANGEMENT 
The doubler experiments were performed under far field 
illumination conditions, so that the equivalent circuit model 
TABLE I 
THE AVERAGE DIODE PARAMETERS FOR THE FOUR GRIDS 
I #4  i 93 j 107H9 i 14+5 i 106 i 1540 i 0.5f0.1 j . Z . S ~  
*Only five diodes were sampled for this measurement. 
based on the transmission-line analysis of plane wave 
illumination could be applied. The power incident on the 
grid can be calculated accurately using the familiar an- 
tenna gain formulas [6]. In addition, the losses associated 
with the collimating lens, such as lens spillover and reflec- 
tions from the lens surface, can be eliminated in the 
preliminary tests. 
In the experimental tests, the doubler circuit was placed 
at the far field of both the transmitting horn and the 
receiving horn (Fig. 2.; for simplicity, only the diode grid 
is shown). The pump source was a 50 kW pulsed mag- 
netron operating at 33 GHz. Here, it should be stressed 
that although the tests were performed using a pulsed 
source for convenience, the diode grid is designed for 
completely CW operation using only edge cooling. The 
temperature distribution on a grid of 2 by 2 centimeter 
square (substrate thickness of 250 pm) was calculated. 
Assuming a perfect heat sink at the four edges of the 
substrate, the highest temperature rise at the center of the 
substrate is only about 51°C above room temperature for 8 
W of CW power absorbed by the grid. Face cooling would 
further reduce this number. An appropriate arrangement 
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Fig. 2.  The arrangement for the diode-grid doubler experiment. 
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Fig. 3. A simplified version of the doubler circuit. 
of directional couplers and attenuators was used to pro- 
vide the desired power-level incident plane wave pump at 
the diode grid. A helium-neon laser was used to align the 
system. 
The doubling efficiency of a grid is calculated using the 
following relation: 
where P, is the power transmitted by the source, G ,  is the 
gain of the source antenna, A ,  is the area of the diode 
grid, rl is the distance between the source antenna and the 
diode grid, P, is the power measured by the output horn, 
r, is the distance between the diode grid and the output 
horn, and G ,  is the gain of the output horn. The trans- 
mitted and received powers were measured with calibrated 
detector diodes. The measured gain for the input horn is 
19.5 dB, which compares well with the calculated gain [6] 
of 19.4 dB for rl = 33 cm. The measured gain for the 
output horn is 23.0 dB and the calculated gain is 23.1 dB 
for r, = 25.4 cm. 
DETECTOR 
DIODE 
In the preliminary tests, in order to simplify the tuning 
as well as the analysis of the equivalent circuit model, we 
decided to employ a simplified doubler design (Fig. 3). It 
consists only of an input filter and two quarter-wave 
tuning slabs at the fundamental. The input filter passes the 
fundamental power, but reflects the second harmonic to 
the output. Because the tuning slabs appear as half-wave 
plates at the second harmonic, moving the slabs allows one 
to vary the fundamental impedance without affecting the 
second harmonic impedance. Although ths  doubler circuit 
is not as versatile as the one shown in Fig. 1, it does 
greatly ease tuning and alignment problems albeit at the 
cost of a more restricted impedance matching capability. 
IV. CHARACTERIZING THE DOUBLER CIRCUIT 
The doubler equivalent circuit model is based on a 
transmission-line analysis assuming plane-wave illumina- 
tion. The substrate, tuners, and filters .are represented as 
sections of transmission line, and their characteristic im- 
pedances are equal to the wave impedance in the dielectric. 
The circuit embedding impedance is calculated as the 
parallel combination of the impedances looking out to the 
left and right of the grid. 
The diode-grid doubling efficiency and its effective im- 
pedance are obtained from the large-signal multiplier anal- 
ysis program, which was developed by Siegel, Kerr, and 
Hwang [7]. The optimum grid efficiency is computed by 
sampling the fundamental and second harmonic embed- 
ding impedances for maximum output power. The com- 
plex conjugate of these optimum embedding impedances is 
taken as the diode-grid impedances. In the simulation, the 
third and fourth harmonic embedding impedances are 
assumed to be open circuited. We found that with the 
fundamental and second harmonic embedding impedances 
at their optimum values, the doubling efficiency could still 
vary by 48 percent as the third harmonic impedance was 
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Fig. 4. Calculated power absorbed by grid 3 for the fundamental and 
second harmonic equivalent circuit as a function of the spacing d, (see 
Fig. 3). 
sampled from short to open circuit. However, with the 
third harmonic impedance open circuited, the doubling 
efficiency varied only by less than 3 percent as the fourth 
harmonic impedance was sampled from short to open 
circuit. Therefore, the fifth and sixth harmonic impedances 
can be expected to have even less effect on the doubler 
performance. In addition, it was found that for fo/fc (fo 
is the input frequency) >, 0.1, the multiplier program often 
could not converge if the fifth and sixth harmonic imped- 
ances were open circuited or were very large values. There- 
fore, in the simulations we took a small value for the fifth 
and sixth harmonics embedding impedances (lo+ j l 0  Q). 
The grid inductance is included as part of the diode series 
reactance. For our gnd, the inductance calculated is 277 
pH [3], which gwes a reactance of 54 Q at 33 GHz, and 
108 Q at 66 GHz, etc. 
Grid 3 was used to verify the equivalent circuit model. 
Although this grid is not the most efficient one among the 
four, the area of the wafer (6 cm2) is the largest, so that 
diffraction effects should be small. Also, its diode parame- 
ters are very well documented. The computed diode ef- 
ficiency for diode-grid 3 is 9.1 percent for 5 mW per diode 
input power at a bias level of -0.5 V. The diode-grid 
impedances are 96- j103 51 at the fundamental, and 96+ 
j35 Q at the second harmonic frequency. However, the 
highest doubling efficiency measured using the simplified 
matching circuit was only about 3 percent. This dis- 
crepancy can be explained from the equivalent circuit 
model. Shown in Fig. 4 is the absorbed pump power and 
the second harmonic power calculated using the transmis- 
sion-line equivalent circuit model. These values are plotted 
as a function of the grid-filter separation d ,  (see Fig. 3). 
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Fig. 5. A comparison of the measured second harmonic output power 
and the calculated pump power versus slab position d ,  for grid 3. 
Powers were normalized relative to the maximum. 
According to the curves, at d, = 68.8 mm, only 58 percent 
of the input power is absorbed by the grid, and 61 percent 
of the second harmonic power is coupled out of the grid. If 
we multiply the computed 9.1 percent efficiency by the 
product of these input and output coupling efficiencies, we 
would obtain about 3.2 percent, which is close to the 
measured 3 percent value. The equivalent circuit model is 
constructed using the experimental measured values of d, 
and d,, which are 5.95 mm and 16.47 111111, respectively. 
However, d, was measured to be 67.1 mm, which departs 
by about 2.5 percent from the calculated optimum d, 
value, perhaps due to measurement errors. 
To verify the accuracy of the effective diode impedance 
that was computed using the large signal multiplier pro- 
gram [7], the relative input power absorbed by the diode 
grid as a function of the tuning slab position was measured 
and compared with the calculation based on the equivalent 
circuit model. This is done because varying the tuning slab 
position d, or d, (see Fig. 3) only changes the fundamen- 
tal impedance but not the second harmonic impedance 
(the slabs correspond to a quarter wavelength at the funda- 
mental, but a half wavelength at the second harmonic). 
Therefore, measuring the relative second harmonic power 
generated by the grid is equivalent to measuring the rela- 
tive input power absorbed by the grid. Fig. 5 shows the 
measured second harmonic power as a function of the 
tuning slab spacing d, for grid 3, where d, was measured 
to be 74.8 mm, and d, was 11.5 mm. The poder is 
normalized to the maximum power measured. The theoret- 
ical line represents the calculation of the absorbed pump 
power by the grid based on the equivalent circuit model; it 
compares reasonably well with the normalized measured 
results. 
The filter-grid separation d, and the tuner separation 
distances d, and d, (see Fig. 3) were measured during the 
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experiment so that the grid embedding impedances at the 
fundamental and up to the fourth harmonic frequencies 
could be calculated based on the equivalent circuit model. 
These values were subsequently employed in the multiplier 
program [ 71, and the corresponding doubling efficiency 
computed was compared with the measured results. In the 
simulations, the output power of the grid is found by 
multiplying the computed output power of a single diode 
by the number of diodes on the grid. The doubling ef- 
ficiency of the grid is calculated by dividing the output 
power by the input power available to the diodes. Fig. 6(a) 
shows the measured and computed second harmonic out- 
put power as a function of the input power for grid 3. The 
computed second harmonic power compares reasonably 
well with the measured results at bias levels of - 0.5 V and 
0 V. This implies that the embedding impedances calcu- 
lated by the transmission line model are quite accurate. 
Fig. 6(b) shows the corresponding doubling efficiency as a 
function of the input power. 
V. POWER MEASUREMENTS 
After verifying the equivalent circuit model using the 
simplified circuit, we proceeded to test the original doubler 
circuit (see Fig. 1). In this configuration, filters and tuning 
slabs are available for both the input and output frequen- 
cies, so that the circuit has a wider impedance tuning 
range. Although grids 1 and 2 were more efficient, their 
diode breakdown voltages were quite low, -3  V. Unfor- 
tunately, they consequently burned-out during these tests, 
since more than 7 mW was inadvertently pumped into 
each diode. Therefore, the only doubling efficiency results 
we obtained from the complete circuit configuration were 
using grid 3, where the diodes have a -5 V breakdown 
voltage. Since the series resistance of the diodes is quite 
high, 76 a, the doubling efficiency is not predicted to be as 
high as for grids 1 and 2. Fig. 7(a) compares the measured 
output power from these two doubler circuits for grid 3 at 
a bias level of 0 V. It is seen that with the output filter and 
tuners added into the system, the diode grid indeed gener- 
ates 40 percent more output power than with the sim- 
plified circuit. In addition, it agrees better with the opti- 
mized results computed by the multiplier program, where 
the fundamental and second harmonic embedding imped- 
ances are the sampled optimum values. The corresponding 
doubling efficiency results are shown in Fig. 7(b). 
The highest doubling efficiency results were obtained 
from grid 2, since its cutoff frequency is the highest among 
the four grids (f, = 340 GHz). Fig. 8(a) shows the mea- 
sured 66 GHz output power for grid 2 with the simplified 
circuit (see Fig. 3) under three different bias conditions. 
The highest output power was 0.5 W at a bias voltage of 
-0.5 V. Fig. 8(b) shows the corresponding doubling ef- 
ficiency as a function of the input power. The highest 
efficiency measured was 9.5 percent with 2.5 W input 
power. A small strip section of this grid was completely 
open circuited due to a wafer defect, so that only 86 
percent of the grid area contained active diodes. Neverthe- 
less, we used the entire grid area in performing the ef- 
ficiency and output power calculations. This provides a 
conservative estimation and eliminates questions of the 
distribution of power to the remaining active diodes which 
are mounted in an antenna structure. This diode grid was 
also used in the phase-shift measurement at 93 GHz [3], so 
there was a quarter wave-matching layer of 434 pm fused 
quartz plated behind it. 
Table I1 shows the highest second harmonic power and 
doubling efficiency measured using the simplified circuit 
1512 
1 .o 
0.8 
3 
a 5 0.6 
F 
3 
3 
0 
8 
0.4 
0.2 
0.0 
r 4 
Diode P2 r/2  
Grid (W) (%) 
#1 0.32 5.8 
#2 0.50 9.5 
#3 0.32 3.0 
#4 0.10 1.5 
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 36, NO. 11, NOVEMBER 1988 
- -  THEORY 
- ORIGINAL DESIGN 
-.- SIMPLIFIED DESIGN 
/ 
/ 
/ 
/ 
/ 
/ 
0 5 10 15 20 
INPUT POWER, W 
(a) 
THEORY 0 - -  - ORIGINAL DESIGN / 
/ 
SIMPLIFIED DESIGN 
I 
/ 
F 
I.- 
. / .  
. /  
I 
0.6 
0.5 
f 0.4 
8 0.2 
3 
0.3 
0 
0.1 
0 
10 
9 
a9 
'a 0 : 
G= u- 
g 7  
a n 
6 
5 
--y= - 05v 
--N= 0.ov 
.--vb= 0 .4v  
- 
O t 2 3 4 5 6 7  
Irput power, Watts 
(a) 
--\a=- Q 5 V  \. 
--h= 0.4v 
\. --h= 0.ov ' .,,. /-. 
I I I I I  I I  
0 1 2 3 4 5 6 7  
Input power, Watts 
(b) 
:Fig. 8. (a) Measured output power at 66 GHz as a function of the input 
power at 33 GHz for grid 2. (b) Measured doubling efficiency as a 
function of the input power. 
0 5 10 15 20 
INPUT POWER, W 
A comparison of the measured output power of grid 3 using the 
two doubler circuit designs (see Figs. 1 and 3) and the simulated 
optimum results. (a) Output power as a function of the input power at 
zero bias. (b) Corresponding efficiency as a function of the input 
power. 
(b) 
Fig. 7. 
for these four grids. Fig. 9 compares these measured highest 
doubling efficiency results with the theoretical predic- 
tions for an abrupt junction varactor doubler provided by 
Penfield and Rafuse 181. This is a reasonable comparison, 
since although our diode was designed to have a hyper- 
abrupt-junction doping profile of y = 0.8, the measured 
doping profile was closer to an abrupt-junction diode with 
y = 0.5. The measured doubling efficiencies of the grids are 
significantly lower than the optimum predicted values, 
because the input and output coupling efficiency calcu- 
lated by the equivalent circuit model shows that the sim- 
plified circuit cannot provide the optimum embedding 
circuit for the grid (see Fig. 4). To provide support for this 
contention, we can correct the experimental data for the 
nonoptimum coupling geometry. Specifically, if we divide 
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the measured grid doubling efficiency by the product of 
these input and output coupling efficiencies, the resulting 
corrected values for each grid (also shown in Fig. 9) are 
comparable to the optimum values predicted by Penfield 
and Rafuse [SI. Therefore, we conclude that the measured 
grid efficiencies are lower than the predicted optimum 
results because the simplified circuit cannot provide the 
optimum embedding impedances, and with a better match- 
ing circuit such as the complete circuit configuration shown 
in Fig. 1, grids 1 and 2 should have produced doubling 
efficiencies close to 12 and 20 percent, respectively. 
VI. CONCLUSIONS 
The grids fabricated in these proof-of-principle experi- 
ments are limited in their harmonic output power by the 
diode breakdown voltage and in their losses by the series 
resistance. However, the agreement between the calculated 
and measured results indicate that our transmission-line 
model is sufficiently accurate to predict the performance 
of a frequency-multiplier array. It is therefore appropriate 
to extrapolate the multiplier results to account for current 
monolithic diode fabrication technology. Researchers have 
reported monolithic diodes with a series resistance as low 
as 5 Q and a breakdown voltage of 10 V [9], [lo], so that it 
appears that a watt-level millimeter doubler array is defi- 
nitely feasible. Fig. 10 shows the computed doubling ef- 
ficiency and the second harmonic power as a function of 
the input power for a grid containing 1000 Schottky bar- 
rier diodes. The input frequencies are 33, 65, and 94 GHz. 
The simulations assumed that the diode breakdown volt- 
age is - 5  V, and the diode is biased at -1 V. The diode 
series resistance is 20 Q, and the zero bias capacitance is 
25 fF (f, = 1.4 THz, for y = 0.8) [2]. The embedding im- 
pedances were optimized with respect to the maximum 
input power. These simulations predict that it is possible 
to generate 2.5 W at an output frequency of 188 GHz with 
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30 percent doubling efficiency, 2 W of power at a 130 GHz 
output frequency with 43 percent doubling efficiency, or 
1.7 W of power with 60 percent doubling efficiency at 66 
GHz. The grid power-handling capability is limited by the 
diode breakdown voltage and is proportional to the input 
frequency [8]. Although the tests were performed using a 
pulsed source for convenience, the diode grid is designed 
for a completely CW operation using only edge cooling. 
The calculations show that several watts of CW operation 
should be possible. 
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